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ABSTRACT 
This paper describes an IC layout methodology based on arbitrary outline 
cells, prevention of overlap, and mixed programs and graphics . Advantages 
are: no loss in area over hand packing; incremental checking of design 
rules, component interconnection, and timing; reduction of visible 
complexity; and easy implementation. Disadvantages are: possible 
proliferation of cel l types and poor handling of cells with contacts not on 
the boundary. An implementation that uses and enforces this methodology is 
discussed . 
INTRODUCTION 
IC design methodologies in use today have a number of serious defects 
with respect to design verification. They defer design rule checks (DRC) and 
electrical con tinuity tests until the end of the design cycle . This is 
necessary since the possibility of another item overlaying an ite~ that has 
already been checked cannot be ruled out. However, at the end of the design 
cycle, errors that could have been fixed quite simply earlier may require 
extensive revision. Multiple errors may require multiple analyses of the 
entire chip to find all the errors. The classic example of this is the power 
ground short. If extracting a component list from the artwork reveals a 
power to ground short, then the list will be useless for other purposes such 
as simulation or error checking . It is necessary to fix the short, and rerun 
the component extraction program on the entire chip. Furthermore, DRC and 
component extraction require execution times ranging from NlogN to N**3/2, 
making these tests time consuming and expensive as chips increase in size. 
In this paper, a methodology is introduced that depends on not allowing 
cells to overlap other cells or geometrical primitives. but allows cells to 
have arbitrary shapes. The advantages and disadvantages of this methodology 
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are discussed, and comparisons made between this methodology and others that 
mip,ht be adopted to solve the same problems . A discussion of how the 
problems of ORC and component extraction are treated in this system follous, 
alnng t-lith a proof that shows that this Methodolor.y does not cost any area . 
Next there is :t discussion of the relationship between this methodology and 
schematic drawing systems, ~nd n section on an implementation of an IC layout 
editor that uses and enforces this methodology . Finally , there is a section 
on possible future developments using this methodology . 
BASIC: II>CA OF THE t-II:THODOLOGY 
The theme of this methodology is simply to avoid overlap. Towards this 
end, r:ells may nl)t overlap each other, and cells NY not overlap geometrical 
priniti.ves, such as rectangles and polygons . The only objects that may 
overl~p are geometric~l primitives within the same cell . Cells , however , may 
be of arbitrary polygonal shape. To replace the capability lost when 
overlapping cells ar~ outlawed, a mechanism is supplied to mix layouts and 
programs to define devi ces such as ROMs and PLAs . In addition there is a 
requir ement that no ~cti.ve component area touch the boundary of a cell . 
An analogy exists between thls methodology and that of structured 
prograrnming. ln both cases, the intent is reduce the interaction of 
disparate parts of the system, so that each part may be designed , tested and 
understood by itself, independent of the remainder of the design . Both 
Methodologies attempt to hide the details of the implementation; in 
progr~rnming the essentlal information is contained in the calling sequence , 
whereas in lC layout it is contained in the boundary of the cell . Not 
allowine overlap is similiar to not allowing GOTOs into or out of 
procedures . Not allowing components to touch the boundary of a cell is 
similiar to not allotdng statements to be split over procedure boundaries . 
This analogy explains why verification is so much easier if overlap is 
forbidden. Since there is no equivalent of global variables in IC design, 
each piece may be considered on its own, just as a procedure that has no 
global variables may be checked on its own. Furthermore, a designer (or a 
program) may use a cell without knowing anything about it except the behavior 
as expressed from the terminals . 
One final analogy is that when GOTOs are eliminated, a richer varlety of 
control structures is required if efficiency is not to be sacrificed . 
Similiarly, in IC design , if overlap is not allowed then cells must be 
allowed to assume arbitrary shapes. 
ADVANTAGES AND DISADVAI'lTAGES OF THIS METHODOLOGY 
There are several advantages to this choice of methodology . Fir st , it 
does not cost any area over a hand layout (pr oof follows) . Second , it allows 
a completely hierarchical design, where only two adjacent levels of the 
hierarchy need to be examined at any time . This reduces the complexity as 
seen by the user and any analysis programs. Third , many checks on the 
validity of the data may be made incrementally, as each cell is defined and 
used. These include DRC , component extraction, and timing verification (if 
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the technique of assertions is used). Hany errors can therefore be caught at 
an early stage, where correction is still easy, instead of at the end of the 
design process where correction is quite difficult and costly . Fourth, most 
processes that must be applied to the entire chip, such as the generation of 
new layers through logical operations on the existing layers, may be done by 
processing the chip on a cell by cell basis. This results in large savings 
when cells are used more than once . 
Another advantage of this methodology is that it oakes ~inimal demands 
on co~puter resources. This translates into low cost per station, either 
with a large computer timesharerl between several stations or with a small 
computer per user. Since all processing is done one cell at a time, large 
amounts of ~emory are not required in the processor that does the DRC and 
component extraction . By using assertions, the work necessary to verify 
performance can also be vastly reduced . 
naturally , there are disadvantages as well. One serious o bjection i s 
that designers are not used to designing with a total lack of overlaps. If 
the advantages described above are not attractive enough, the designers will 
be reticent to use a system that takes away some of their form~r freedom . 
Another objection is that this Methodology is optimized for cells with their 
connections on the edges . If cells have terminals in the ~iddle then this 
methodology will require a large nuMber of nearly identical cells, with the 
only differences being the wiring required to bring the internal terninals to 
the edge. A third problem may appear if an operation such as oversizing or 
undersizing a mask is attempted. In this case the modificatio ns within a 
cell may depend on the surroundings . Thus these modiflcations cannot be done 
on a strictly cell by cell basis, and it may be necessary t o accept a 
proliferation of nearly identical cells in order to perform these operations 
and still keep the results in the strictly hierarchical format . These 
problems should n ot be serious for highly structured chips , but may present 
r eal barriers to using this methodology in other cases . For example, it is 
very ill-suited to masterslice type construction . 
There are other problems that this methodology does not help, but does 
not hurt elther . These are primarily calculations of a global nature that 
cannot be completed until the entire circuit is known. The general problem 
of calculation of the resistance of interconnections and the resulting time 
delays is one of these probleos. Since the problem is inherently global, 
unlike capacitance (which is the sum of the local capacitances) , the entire 
net must be known before the resistance or time delay may be calculated . 
Therefore this cannot be done at cell definition time, but must wait until 
the cell containing the entire net is constructed . 
Penfield and Rubinstein [Pe81) have r ecently demonstrated a method which 
bounds the time delay for tree structured networks. This case can be solved 
on a local basis, and hence fits very well with the proposed methodology. 
The only test that would still have to be made globally is to insure that the 
interconnections are indeed tree structured, since this cannot be determined 
froo local data. 
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COMPARISON WITH OTHER METHODOLOGIES 
There are many other methodologies that may be used to create a chip. 
How does this methodology compare? Three strategies that have been 
considered a r e: allow any overlaps and do all checking at the end of the 
design process, allow overlaps but account for them correctly, and do not 
allow overlaps and use rectangular bounding boxes. 
Currently, the strategy used by most artwork systems is to allow the 
designer to create any overlap desired. Design rule checks, and tests for 
logical correctness, are performed once the design has been completed and the 
entire design expanded out. This approach gives the designer the maximum 
amount of freedom, and makes editing very simple, since anything is allowed. 
However, it requires that the checking programs must run on huge amounts of 
data. In particular, repeated cells are checked as many times as they 
occur . As chips get bigger, the volume of data will only get larger . 
Furthermore, design errors are found at the end of the design cycle, when 
they are the most difficult to fix. Errors in repeated cells show up many 
times, naking it hard to find errors that may only have occurred once . One 
error, such as shorting power and ground, may make it impossible to find 
others without repeating the entire cycle . 
Another methodology, tried by Whitney [Wh80] for DRC, is to allow the 
designer to overlap items wherever desired. The resulting design is checked 
one cell at a time, but the design rule checking program detects and accounts 
for these overlaps in the checking process . This approach also puts no 
restrictions on the designer, and allows the traditional methods of 
programming PLAs and RO~s . Redundant errors are also reduced, since each 
cell is checked only once except where it overlaps others . The drawbacks a r e 
that checking must still be done on the whole design at the end of the cycle , 
and that accounting for the overlaps may take more computational effort than 
simply checking the entire design as one piece . Furthermore, this approach 
is not well suited to incremental checking, since there is no guarantee that 
any portion of the design is complete until the entire design is finished . 
This approach probably represents the best that can be done without imposing 
any restrictions whatsoever on the designer. 
McGrath and Whitney [licG80] propose a methodology that allows cells to 
overlap, but requires that each cell be correct when checked by itself, and 
all active devices to be represented by specially marked cells. The 
requirement that each cell be correct by itself leads to many false er r ors in 
the cases where a half width feature on a boundary is mated with a similar 
feat ure on the other side of the boundary. The suggested solution is to 
include full width features, and avoid the loss of area by overlapping the 
two full width edges. This means that overlap must be permitted, which leads 
to the problems in DRC discussed under the last methodology . Component 
extraction must also take the overlap into account , at least for capacitance 
calculations . Isolating active devices in cells of their own is almost a 
necessity in bipo l ar technology, where a given geometry could be a resistor, 
a transistor, or a zener depending on how it is biased , but is a quite 
significant (and unnecessary) restriction on the designer in normal MOS 
design . The transisto r s may be recognized quite easily , and unintentional 
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tr;:lnsistors nre caught when the layout is compared to the logic schernatlc . 
A fourth methodology is followed by many automated layout programs suc-h 
as C'ICLOPS [Pr79]. This is to Allow no overlaps , and t o r~quire rectangular 
cell bounriaries . This allows design and analysis to pr oceed on~ cell by 
cell basis, but often wastes area since only r arely is it possible to c omblne 
several different sized rectangles into a resultant rectangle without any 
wasted a r ea . Because of this obvious waste, human designers are reluctant to 
u<H? this !llethodology, especially for high volume products . 
NO LOSS OF AREA 
It is straightfon.,ard to show that the proposed methodology result~ in no 
loss of are a in any technology with only one active layer. Given any design, 
first expand out ,<~ny hierarchy that nay be pr t:!SCnt. At this point, the data 
is merely a large number of polygons with no included cells , and hence it 
meets all the requirements of the proposed methodology . Now it e ratively 
perform the following procedur~: cover the chip with two non-overlappinp, 
polygons in such a way that half of the devices arP inside o ne polygon, Rnd 
the other half of the devi c es are in the other . The polygon boundaries may 
not pass through any devices . Since the devices are topologic ally separ~te 
in a technology with one active l ayer , this division into two polygons can 
always be performed (although it may require using polygons with internal 
holes in pathological cases) . Call each polygon that has been c reated this 
way a cell; then the chip is now represented as two cells , each of whic h 
meets the methodolor-y requirements. These cells may be in turn subdivided 
further, untll the entire chip is represented as a hierarchy, with each cell 
containing at most two other cells , or two devices. 
1t should be emphasized that although it is possible to automatically 
split a chip up this wa y for DRC purposes, it is far better to have people 
design hierarchically in the first place. 1f this is done, then no arbitrary 
splitting of a ny sort is necessary. Splitting a complete chip voids most of 
the benefits of the proposed methodology, and is only intended as a thought 
experiment to show that any design may be represented in this methodology 
without loss of area . 
PERFORHINC OPERATIONS IN THE PROPOSED HETHODOLOCY 
Design rule checking is done as follows in this methodology. Let 
MAXRULE be the maximum distance specified i n a ny of the design rules. Define 
the OUTLINE of a cell as everything within MAXRULE of the boundary. Then, 
for each cell, substitute in the outlines of all the lower level cells , and 
perform all the DRC tests. Ignore all errors within the outline that could 
possibly be affected by whatever surrounds the cell, for it is not known 
whether these are errors until the cell is used. An error of this type is 
shown in figure 1 , for the case of width violations. If the square C is a 
minimum size feature, then the rectangles A and B represent potential width 
violations . Rectangle A cannot be fixed by the addition of geometry outside 
the cell boundary, and hence repr esents a real error that must be reported . 
Rectangle B, however, could be fixed by the addition of another rectangle 
when the cell is used, and therefore it is not reported. If the additional 
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geometry is not added to a cell in which this cell is used, then the error 
will be reported at that time . 
cO 
A 
B 
Figure 1: Real and potential errors 
Similiarly , the design rule checking code must ignore all errors that 
could be fixed by something inside the inner boundary of an included cell . 
If the error is real , it would have been caught when the cell was checked. 
This step is quite important, since the process of saving everything within 
MAXRULE of the boundary may split internal items into pieces that do not meet 
the design rules. Figure 2 shows the portion of a cell that is retained and 
substituted in whereever the cell is used . Since only the geometry within 
MAXRULE of the edges is retained, the polygon at A has been split , creating a 
possible error. The design rule checker, however, should not report this 
error, since it is against an inner boundary, and if it was a real error then 
it would have been caught when the cell was checked . 
Any remaining errors are valid, since nothing can be added within 
MAXRULE of them , and should be displayed . The final step of the design rule 
checking process saves the outline, which will be substituted for the cell 
whenever the cell is to be involved in DRC checks . 
This approach handles split contacts and half-width lines on the edges 
of cells without special cases. Furthermore, all of the rules , including the 
complicated anti-reflection rules , may be checked in this manner . The 
designer therefore gets immediate feedback as each cell is created or 
modified . This is important since errors are much harder to correct later 
on . The ability to check all rules is in contrast to some interactive design 
rule checkers that check for validity while the editing is in progress. 
These give even more immediate feedback, but cannot check some of the more 
difficult rules . The proposed methodology will never create false errors , 
but errors in the outline of the cell may not be caught until the cell is 
used, and may appear as many times as the cell is used . 
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Figure 2- Possible internal error 
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Component extraction is made simple by the fact that no active areas may 
touch the boundary. This means each device is entirely contained within a 
cell . and only interconnections touch the edges . Implied devices. such as 
transistors formed where polysilicon overlaps diffusion. are not a problem 
since we know nothing will overlay the cell under consideration . Thus each 
cell can be extracted separately and reduced to a boundary that shows the 
connection points. Capacitance (as a fun ction of area) may be easily 
calculated since the area of a node i s the sum of the a r ea in each of the 
cells that use that node (since there are no overlaps) . Sidewall capacitance 
may also be computed. with the proviso that sidewal l capacitance on the cell 
boundary cannot be computed until the cell is used. Similiarly . node to node 
capacitance may be computed , at least for nodes lying within MAXRULE of each 
other. (MAXRULE could be increased if this proves to be a restriction.) 
Enforcement of this methodology is quite easy . Check to see that no 
cells overlap , check to see that no primitives overlap any cells, and check 
to see that n o componen t s extend past the boundary . if the boundary is 
specified by the user. 
Finally, some mechanism is needed to allow the operations that formerly 
were done by overlapping cel ls. s uch as filling out the bits in a ROM or 
PLA. On e ap proach to this problem is to allow programs access to the 
graphics primitives, so a program can write a bit pattern to be included in a 
ROM or PLA. Th e program does not get any special privileges such as the 
ability to overlap cells . The o utput is subjected to exactly the same tests 
as if it had been enter ed by a h uman. This is useful for catching e rro r s in 
the programs. 
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R.ELATION TO SCH CHATIC DRA\IING SYSH:t-!S 
rn many ways , the proposed methodology resembles the methodology used in 
schenatic drawing systems . This is not a coincidence, since every attempt 
~1a s n91de to incorporate the features that have made hierarchical schematic 
drawing systems useful . In a schem;:ttic , the user never views more than two 
levels of the hier~rchy at ~ time. Any arbitrary structure can be 
represented, although some fit r:1ore nnturRlty into the hierarchical structure 
than others. Individual pieces r:1ay be checked with the ::~ssurance that the 
rest of the design will not affect the piE'cc that is being checked , except 
thr0ugh the terminals of the device. These properties all carry over to 
layout , if it is done with this methodology . 
In particular, two forms of ~hecking originally designed fo r scher:1atics 
a r e now possiblE' for layouts . One is the timing check by means of 
assertions , Rs used by McWilliams [McWROJ . In this technique the designer 
~upplies statements about the signals which are believed to be true (the 
<~ssertlnns) . Fo r example, consider the cRse of a simple cell with one input 
Rnd one output. One assertion might s tate that the input must be true 50 NS 
nfter the clock , and another assertion might state that the output will be 
stab le and co rrect by 90 NS after the clock . \lith the aid of these 
nssertinns , a cell may be checked without looking Rt the contents of any 
o the r c P l ls • 
In order to check a cell by this technique, the timing verifier assumes 
that the input assertions are correct , and attempts to prove the output 
AssPrtinns from the inputs and the properties of the devices contained in the 
eel t . If any other celts are included in the cell under cons ideration, the 
verLfiPr checks to be sure that their input assertions are ~et, and assumes 
t~at their outp,Jt assertions true. 'By this me-ans, an entire design may be 
verified one cell nt R time, and timing verification may be done on the 
pi~"'!r.~s long before the design is complete . 
A sec-ond c-heck that is easy to make using the proposed methodology is a 
conpari~on between the logic schematic of a cell and its layout . In the 
simplest form , the checking program could r equire that the hierarchy be 
idE'ntic~l in the schematic and layout representations. Then checking is 
~uit~ sinple . In more complicated forms , a theo rem prover may be called into 
plRy when the correspondence is not exact, to see if the two different 
representations perform the sa1:1e function . In either case, the check may be 
performed on a cell by cell basis . 
There are still fundamental differences between a schematics and 
layout~, however . In a schematic, the inside and outside views are 
distinct . An op- amp , fo r example, is composed of a large number of 
transisto r s , but the configuration of these t r ansistors bears no relation to 
the triangular symbol that represents the op-amp . Furthermore , the size and 
shape of the symbol do not depend on the actual complexity of the opamp , so 
the designer can design and wire an active filter , for example , without 
knowing the gain bandwidth products of the op- amps . These may be filled in 
later without disturbing the design . 
COMP UTER -4 fDED DESIGN SESSION 
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In a layout system, such freedom does not exist. The outside view of a 
device must resemble the internal view in its size and the location of 
connections. The designer cannot wire up an inverter, for example, without 
knowing the load the inverter is to drive, and hence its size. If at some 
later date a larger, more powerful inverter must be substituted, then the 
wiring must be changed. This additional complexity does not plague the 
designer who works with schematics . 
Schematics also allow several shortcuts for indicating connectivity that 
have no equivalent in the world of IC design . Global signals may be defined 
whose values are known to all cells. Within a diagram, pins may be connected 
together simply by giving them the same name. In a layout, on the other 
hand, all connections of any type must be shown explicitly . 
AN IMPLEMENTATION 
A program has been developed to test this methodology . Component 
extraction, boundaries, assertions, methodology enforcement, and programmatic 
access have been implemented, but DRC has not . The system is written in 
PASCAL and runs on a DEC-20 with an RP-2648 graphics terminal and a 
Summagraphics BitPad One graphics tablet . PASCAL is also used as the 
imbedded language in which the user manipulates graphic constructs . 
The program consists of two major sections, the editor and the 
compiler . The editor is the user interface, and allows the user to create , 
modify, and purge cells. Commands are similar to many other graphics 
editors, allowing the user to add components , interconnect them, move them 
and so forth . A minimal amount of checking is done at entry time for obvious 
errors, such as illegal signal names and lines at angles that the rest of the 
process cannot accept . 
The editor and the compiler are adapted to various processes by means of 
a "process file". This file contains data on all the layers to be used in 
the compilation process. It is similar to the file normally used to describe 
DRC operations, with information about each layer, such as minimum spacing 
and width, capacitance per unit area , and the logical operations by which it 
is computed if it is not entered by the user . 
The compiler is called whenever the user writes a cell out to permanent 
storage, thus making the cell available for use elsewhere . The compiler 
takes the user specifications of the geometry, fills out lines to their 
minimum width, and converts all input to polygons . The new layers are then 
computed, if necessary, and a connectivity analysis made . The DRC test is 
done at this point , so it can take advantage of the continuity information if 
it so desires . Then the boundary is computed (or the user specified boundary 
is checked) a n d every signal that touches the boundary is noted . The outline 
is then saved away so that it may be used by other cells . The date when the 
last change was made is recorded, so that when a cell is changed the 
modifications will propagate correctly . 
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ThP ~nmpon~nt ext r~c tion r0utineq c h eck for the nbvi ou '> p r obleMs of 
r.Jultfp l y naned s lp,n a ls, Anrl ~lgna ls of the same nAme that arf' not connected 
tol!ether . Runni,g capac itance l~a l •culations are avall:tble for applications 
'"'her<' perforf!lan.~e i s rruc-ial. The use r ca n nsk for con tinuity to he shown ; 
the sy~tt!!T! can l 3ke n sign a l by naml:' f>r l oca tion and di.:;play on the screen 
\..'her ... tht- signa l is c-onnec-ted . All 0f the mAsks that have been ge nerated as 
ra rt of th<.! f'RC o r c<>mponPnt ext r:.tct inn p r ocess may be displayed . 
~nunda r ies for cellc; m:'ly be spec ified in nne of t h r ee \lays . 1f nothing 
else i~ specified , th en the boundAry i s comp uted as the l og i ca l OR of a ll the 
layers of thP Ct>l l. Ac-tive a r eAs "'re exp-tnded by one ninimum unit before the 
01-\ tn ensuroeo t hat no nctive aren hit'5 the b oundRry . This ~ive s the minimun 
possihlf> c;izP for the cell , but the b o11ndary is often fa r oore cot:~pUc.<Jted 
t:lt:'ln n<•r·ess:l r y , :Jnd presen ts a c luttered Appenrance . 1t i s never wr ong , 
lwwevl"r , and is t he default when data is transferred from ano ther systeM that 
does not IJSe t he S:JG'e mo.?thodology . 
Bounci:t r i. ·•s rr.ay alsCJ be the r.linimun boundi.nr boxe~ . This i.e; co nsistent 
wit't .:;pvera l o th e r artwo rk systems , 1nd wo rks well wh en the res ulting cells 
are to he fed to Rn Auto-route r (since c urrent Rltto-r outers cannot hHndle 
:u bitrary s'tape c:-e lls \/ell) . Finally , the uscH ca n specify the boundrt r y by 
l'n t ~ rinr lt 1s .'1 polygo n o n a r eservc•d r.l;Jsk . This us ttally yields the hcst 
rt'.;ults , but rPquirP,:; th£' most work . 
/l.ss,. rtinns .1ppen r t o t he use r s i mp ly as nl1tes with a r~se rved first 
c:-hR r -tct••r . Lil-e slgnHl namE-s , they att<!ch to the closest l>bject . The 
r.nr.1pllE' r makes no !'lttemp t t o p r oce ss t he asser tions , but r eco rds them, Alone 
• ..dth tltc si.gn :tls tlu~y are attached t o , in the di c tionary of signal nAme s . 
This dictionary is nvnllahle a s a fLIP , and any checking program that desires 
t '> .:lo so May check it , anci u sc the i'ISSe rtions .1s it sees fit . This i ~ 
desir::tblf' sinc-e peop l e wiLl doubtless thin!- up n<>w way s to u!'le assertions . 
Tn ~OS dpc;lgn , for ~xaMp le , it may be necessary t o include asse rtions about 
capacitnncPs t o he driven n nd vo lt agc l e vels o f various signals , as well as 
.'Jssc rt lnns :1b0u t the s ignal tiMing . 
Th{• 11<:er t e lls the compiler to inc lude a pr og r am Along with a diagram by 
div idin r, the diagrams into FRAMF. S . Each frame has R ni'lme , and may conti'lin 
pr iMitives ·> r text repr esen tinc R pr og ram . If frames are present, and one is 
labelled P~OGRA}! , th en the pr ogram in that fr a me is executed before any other 
f r anes a r e evaluated . The p r ograM may direct the evaluation o f other fr a me s , 
:tclci g r il phics primitives t o a diagr dm , a nd make decis i o ns about the pa r ameters 
of diagrams . 
The r e a r e seve r al r est ric tions imposed by thi s implementation . Although 
compo nent extrac tion has be en implemented for MOS transistors and parasitic 
t•apR c itances , no DRC has been implet:~ented yet . This should be a r ela tively 
'5imple projec t , since it only involves runninn a nearly conventional DRC on 
portions of the artwork that are selected by the compile r. Lines at angles 
o ther that 0 and 90 degrees are not s upported, but this should be a 
s traightforward ext e nsion. Although the simple logical operations such as 
AND, OR , and ANDNOT are implemented, the more complicated operations of 
OVERS1Zf. and UNDERSIZE are only implemented in a form that is not always 
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correct i'lt the cell boundaries. If a cell is used in different "'Jrr ~..•undinp, .... , 
the user rnieht prefer to crt.~ate additional cP lls i.n order to do thE> 
ge>OME'trical opcr~tions properly and keep the resu lts in the strLc-tlv n~..) 
overlap format . At present this option is not availi'Ihle . 
A POSSIRLF: FXTF:NSiotl 
An e>ett!nsion that allows r!!Ore designer freedom .H thP c:0st nf ."!ddi r irn ,ll 
comp l exity has been proposed by Horowitz [Ho~O] . This i~ t o store n bnund.1ry 
for each l.'l.yer instead of onP bound<~ry for the \./hol .:- c(.•ll. This 1llm"s cPll~ 
with internal ter~in<t ls to he routed, and r out lnp, to b e r11n nvc>r ,;ellc:; th;H 
wer e not specifirally deslp,ned for this type of r outing, if ther~ fc:; r on~ . 
However, care must be exercised or ~ lse unlnt Pntio nal devic~s ~1y he forred . 
Capacitance calculations ,, nd DRC checking also become r1o r~ rlifficult , but thP 
basic hierarchical st ru cture of the snlut ions rerv=1in unrl,anpe>cl . 
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